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Terbium scandate thin films were deposited by e-gun evaporation on ͑100͒ silicon substrates. Rutherford backscattering spectrometry and x-ray diffraction studies revealed homogeneous chemical compositions of the films. A dielectric constant of 26 and CV-curves with small hystereses were measured as well as low leakage current densities of Ͻ1 nA/ cm 2 . Fully depleted n-type field-effect transistors on thin silicon-on-insulator substrates with terbium scandate gate dielectrics were fabricated with a gate-last process. The devices show inverse subthreshold slopes of 80 mV/dec and a carrier mobility for electrons of 225 cm 2 / V · s was extracted. © 2010 American Institute of Physics. ͓doi:10.1063/1.3275731͔
The steady reduction of feature size in silicon-based integrated circuits over the past five decades recently required a replacement of silicon dioxide with a hafnium-based gate dielectric to reduce leakage currents and power dissipation. In order to continue scaling, higher-dielectrics with even larger dielectric constants ͑ Ͼ 20͒ are now desired.
1,2 With respect to these demands the rare earth based oxides and among them the rare earth scandates ͑REScO 3 -RE denoting a rare earth element͒ show very promising properties as amorphous gate dielectrics. They cover a wide range of dielectric constants from DyScO 3 and GdScO 3 with ϭ22-23 ͑Refs. 3 and 4͒ to LaScO 3 with ϭ28, 5 and even SmScO 3 with even ϭ29. 6 Both, bandgap and bandoffsets of these materials to silicon are sufficiently large. 7 Smooth, amorphous films can be deposited by different deposition techniques and most of the scandates remain amorphous in contact with silicon even when heated up to 1000°C. 3, 4 Moreover, the deposition of high quality GdScO 3 thin films with complementary metal-oxide semiconductor compatible atomic layer deposition has been demonstrated. 8, 9 Here, we report on the growth and characterization of amorphous terbium scandate ͑TbScO 3 ͒ thin films deposited by electron beam evaporation and their implementation as gate dielectrics in fully depleted silicon-on-insulator ͑SOI͒ transistors. A stoichiometric ceramic target made from a pressed and sintered mixture of the metal oxides was used as the evaporation source. RCA cleaned p-doped ͑100͒ silicon ͑1-10 ⍀ cm͒ was used as the substrate material. Prior to deposition the 2 ϫ 2 cm 2 large substrates were etched in 1% hydrofluoric acid solution to remove the chemical oxide from the surface. The depositions were carried out in vacuum at a pressure of ͑1-5͒ ϫ 10 −6 mbar and at a deposition temperature of 600°C. To improve the electrical properties of the films the samples were postdeposition annealed at 400°C for 10 min in oxygen at atmospheric pressure. This postdeposition annealing leads to an additional growth of a silicate-like layer at the higher-/ Si interface ͑determined by x-ray photoelectron emission spectroscopy, not shown͒ and ensures low leakage current densities. It also limits, however, the lowest achievable capacitance equivalent thickness ͑CET͒ of the films.
The as-deposited films were found to be amorphous as revealed by x-ray diffractometry ͑XRD͒ as shown in Fig. 1 for a 19 nm thick film. In order to determine the kinetic stability of the amorphous phase to crystallization, this layer was annealed in a nitrogen ambient for 10 s at different temperatures and repeatedly measured with XRD. Those measurements are included into the graph in Fig. 1 . Even at 1100°C the film does not crystallize as seen by the absence of peaks in the XRD measurement, except for a small broad peak around 30°which is likely due to short-range order of the elements. The different noise level of the curves stems from different integration times.
The stoichiometry of the films was analyzed employing Rutherford backscattering spectrometry ͑RBS͒ with 1.4 MeV He + ions. A ratio of Sc: Tb= 0.89-0.95: 1 was determined revealing a slight scandium deficiency of the films ͑see Fig.  2͒ . The electrical properties of the rare earth scandates have, however, proven to be rather insensitive toward stoichiometry variations as shown for dysprosium scandate. For the electrical characterization of the films, metaloxide-semiconductor ͑MOS͒ capacitor structures were prepared by dc sputtering of ϳ100 nm TiN through a shadow mask for the top contacts. An ohmic backside contact was realized by e-gun deposition of ϳ120 nm Al on the backside of the samples followed by a drive-in anneal at 400°C for 10 min in a forming gas atmosphere ͑10% H 2 / 90% N 2 ͒. The electrical characterization of the capacitor structures was performed using an HP 4192A impedance analyzer for C-V-measurements and a Keithley 4200 SCS semiconductor characterization system for leakage current measurements. Figure 3 shows C-V curves for a set of samples with different TbScO 3 thicknesses ranging from 6 to 80 nm. The thicknesses stem from x-ray reflectivity measurements. The hysteresises of the curves are negligible and, interestingly, only a slight positive flatband voltage shift depending on the film thickness is observed. The interface state densities derived from C-V as well as G-V ͑conductance-voltage͒ measurements using Terman's and conductance method 11 lie in the low to medium 10 11 / eV cm 2 range.
From the capacitance value in accumulation, e.g., at Ϫ2 V, for each TbScO 3 film one can calculate a CET. The CET value corresponds to the thickness of a conventional silicon dioxide gate dielectric having the same electrical capacitance as the higher-film if quantum effects are neglected. CET plotted versus the physical layer thickness ͑Fig. 4͒ provides a dielectric constant of 26 and an interfacial SiO 2 thickness of ϳ2 nm. The inset of Fig. 4 shows an I-V curve of the thinnest TbScO 3 sample with a physical thickness of 6 nm and a CET= 2.7 nm. At V FB − 1 V the leakage current is below 1 nA/ cm 2 . In order to investigate the influence of an alternative gate dielectric on the mobility of charge carriers in silicon, fully depleted long channel nMOS field-effect transistors ͑nMOSFETs͒ with TbScO 3 gate dielectric and TiN gate electrodes were prepared on SOI substrates with a silicon thickness of 25 nm in a gate last process described elsewhere. 12 In contrast to Ref. 12 the source/drain implantation dose ͑3 ϫ 10 15 cm −2 ͒ as well as the activation temperature ͑1050°C͒ were increased to achieve a lower source/drain resistance. For comparison purposes devices with a conventional 3.5 nm thick thermally grown silicon dioxide gate dielectric were prepared with the same process and subsequently characterized.
The transfer and output characteristics of a device with TbScO 3 gate dielectric and 20 m gate width and 10 m gate length are presented in Fig. 5 . For both sets of curves pronounced linear and saturation regions can be distinguished. An inverse subthreshold slope of ϳ80 mV/ dec is reached. A process-related drain voltage-dependent leakage current in the transfer characteristic limiting the achievable I on / I off ratios is, however, visible whose origin is not clear as yet.
The electron mobility in the presence of the higher- 
